A clock with low phase-noise/jitter is a prerequisite for high-performance ADCs, wireline and optical data links and radio transceivers. This paper presents a 2.2GHz clock-generation PLL. It uses a phase-detector/charge-pump (PD/CP) that sub-samples the VCO output with the reference clock. The PLL does not need frequency divider in locked state and achieves a low in-band phase noise values at low power.
In a classical PLL, a VCO is locked to a reference clock Ref by a feedback loop with a divider, PD/CP, and loop filter. Both the VCO and the loop components contribute to PLL phase noise, the VCO noise dominating out-of-band and the loop noise in-band. In an optimized PLL, the two types of noise contribute equally to the output jitter [1, 2] and thus, are equally important. This work focuses on the loop noise and presents a technique to reduce it significantly. In most PLLs, the CP and the divider are the main sources of loop noise. The in-band CP noise, when transferred to the PLL output, is suppressed by the feedback gain from the PLL output to the CP output [1, 2] , denoted as β CP . A larger β CP is preferred as it suppresses more CP noise. In a PLL using a conventional 3-state PFD/CP, the CP feedback gain is: β CP,3state =I CP /(2π·N), with I CP the CP current and N=f VCO /f Ref .
The sampling-based PD was known for its high detection gain [3] . However, drawbacks like difficulty of integration (big filter capacitor) and limited pull-in range have prevented it from being widely used in PLLs [3] . . In a PLL with this SSPD/CP, the CP feedback gain becomes β CP,SSPD =A VCO ·g m . Assuming, for simplicity, square-law MOS transistors equations can be used to calculate g m , then: β CP,SSPD =A VCO ·(2I CP /V gs,eff ), where V gs,eff is the effective gate-source voltage of the transistor. Comparing to β CP,3state =I CP /(2π·N), β CP,SSPD can easily be one order of magnitude larger as usually N >>1 and A VCO >V gs,eff . In other words, for the same I CP , a PLL using a SSPD/CP has a much larger β CP than a PLL using a 3-state PFD/CP and thus suppresses CP noise more. Moreover, a PLL using a SSPD/CP does not need a divider in the locked state, which eliminates the noise and power contribution of the divider. As a result, the loop noise is greatly improved, which leads to a PLL design with low in-band phase noise at low power.
In a PLL, the optimal bandwidth for minimum jitter f c,opt is where the spectrum of the VCO and the loop noise intersects [1, 2] . For lower loop noise, f c,opt is higher, requiring smaller loop-filter capacitors. Therefore, a larger β CP could also reduce chip area if the CP dominates the loop noise. However, if other loop components start dominating or if f c,opt reaches f Ref /10, increasing β CP further can not increase f c,opt , but does require a larger filter capacitor to stabilize the PLL. Such "unnecessarily high" β CP will not improve the loop noise but will make full integration difficult. In a PLL using a SSPD/CP, β CP can easily be "unnecessarily high". Therefore, some way of gain control is desired. It uses differential sampling of anti-phase VCO outputs to eliminate the reference voltage V DC and alleviate charge-injection and charge-sharing issues. A block called "pulser" is added. It generates a pulse with a duty ratio of DR pul , which connects or disconnects the current sources from the CP output. In this way, the effective CP output current and thus β CP is reduced by DR pul . By a careful choice of DR pul , the high gain feature of the SSPD/CP can be explored without using unnecessary filter capacitor area. The pulser can be designed to have no overlap with the sampling clock, so that the sampler can simply be a track and hold. Figure 23.2.3 shows the sub-sampling PLL architecture using the presented SSPD/CP. Since a SSPD has limited pull-in range and may lock to any possible integer multiple of f Ref , a frequency-locked-loop (FLL) is added to ensure correct PLL locking over the entire VCO tuning range. Similar to the classical PLL, the FLL uses a divider and a 3-state PFD/CP, except that a dead-zone creator (DZ) is inserted between the PFD and CP. During locking, the FLL has higher gain than the core loop and overrules it. In the locked state, the phase error between Ref and the divider output Div is small and falls inside the dead zone. The CP in the FLLoutputs no current. The FLL and the divider then have no influence on the PLL and do not add noise. After locking is achieved, the FLL can be disabled to save power.
In a sub-sampling PLL, where CP noise is greatly suppressed and divider noise is eliminated, the sampling clock noise becomes critical. The PLL chip is fabricated in a standard 1.8V 0.18µm CMOS process and occupies an active area of 0.4×0.45mm
2 (see Fig. 23.2.7 ). The IC is tested in a 24-pin LLP package with a 1.8V p-p 55MHz sine-wave Ref from a crystal oscillator. Figure 23 .2.5 shows the measured phase noise of the 2.2GHz output from an Agilent E5501B phase-noise-measurement setup. The in-band phase noise at 200kHz offset is −126dBc/Hz. The total phase noise integrated from 10kHz to 40MHz is −56.8 dBc, which translates to an rms jitter of 0.15ps at 2.2GHz. The −46dBc reference spur at 55MHz is caused by insufficient isolation between the VCO and the sampler, and can be improved in a re-design. Excluding the 50Ω CML buffer for measurement and disabling the 0.8mA FLL, the PLL core draws 4.2mA, with 1mA in the VCO. Figure 23 .2.6 summarizes the PLL performance. Compared with [4] [5] [6] , this design achieves the lowest jitter while consuming several times less power as well as active area. To make a fair comparison between in-band phase noise L in-band in PLL designs, the dependency of L in-band on f Ref and N should be normalized out [7] . The normalized L in-band of this design is >12dB lower than that of [4] [5] [6] , at a low loop power. 
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